




Performance-Driven Parasitic·Aware Layout Retargeting and
Optimization for Analog and RF Integrated Circuits
in partial fulfillment of the requirements for the degree of
Faculty of Engineering and Applied Science
desired circuit perfonnance. This dissertation surveys the previous analog design
automation approaches and presents an improved pcrfonnance-constro.incd algorithmthat
can automatically conduct template-based parasitic-aware retargeting and optimization
foranalogandRFlayouts.Piecewiscscnsitiviticsaredcployedtorcprcsentthe
dependence ofpcrfonnance with respect to layout parasitics. The algorithm then uses
these piecewise sensitivities to control parasitivreilited layout geomeuies by direclly
constructing a set of perfonnance constraints, subject to the mlJ..'(imum allowed
perfonnancedeviation. Different from previous approaches that only consider parasitic
capacitanccs are taken into account to enable succcssful layoutretargeting,in panicular
when handling RF layouts. The fonnulated problem is solved using graph·based
techniques, combined with mixed· integer nonlinear programming (MINLP). The
proposed method is incorporated into a tcmplatc-bas(.'d layout designtooicallcdiPRA1L
Thcproposcd algorithm has been demonstTated 10 be effective and efficicntrorgcncrating
targctanaloglRFlayout'sduringproccssmigrationandlorpcrfonnanccrctargeting
during the master's program. Dr. Zhang provided me with a great chance to work with
him and fostered my academic success. I leameda lot from his knowIcdgeandscientific
lam very thankful for my beloved father, mother, grandmother and my wife. They
give me inexhaustible love, patience and understanding without any complaints
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J.IBackground
slability, linearity and power minimization. Thesehandcraftcd design methods are largely
[1][2](3) introduced several analog lools thul uUlomalicaJlysynthesize analog circuits





fundamentals oflemplate-based layout retargeting are inlroducoo as the preliminarywork
dlscusscd in Chaplcr4. Chapter 5 introduccs 11 pcrfonnance-constrained parasitic-aware
rctargetingmethodology foranaIog layouts. The RF retargeting method is presented in
Chaplcr6followedbytheoonclusionsandfutureresearchtopicspresentedinChapter7.
Moreovcr, a lutorilll of the implemented layout tool (callcd IPRAIL) is given inAppendix
I for Illyoutretargetingofanalog/RFlayouts. Finally,thcpublications,astheoutcomeof
2. Survey of Analog Layout Design Automation
This chapler surveys various methodologies and design tools for analog design
2.1 Terminology
proposcdalgonthms in this thesis are incorporatcd into this tool. The proposed retargeting
algonlhmsareimplcrnentedinClC++asmodificationstothistool.
A rectangle on a layer within a layout. A netofalayout is composed ofa set of
Layout generation is a process of solving a formulatcd layout optimization problern.
An upper·limit value ofa certain parasitic thai ensures the baseline of certain
Thcdcpendenceofcircuitpcrformancewilh rcspcct 10 circuit parameler!!i(e.g"
Analogdcsignaulomationisofvitalimportancctomixed·signnlintcgratedcircuits
and application specific integrated circuits (ASICs) [9]. Commercial computer·aided
design (CAD) tools have been developed and widely used in thedigitallC domain.
loolshavcbecndevclopcdrecenllybyCADcompanicsslichnsCadence Design Sysrems
Inc, Synopsys IIIC, Me"rorGraphics Inc, SprillgSoft Inc, etc. The Cadence Virruoso
platfonn with improved analogfRF capability, NcoCcll and NcoCircuit(detailed in the
Intlcrpart of this seclion) have been integrated into the overall VirtuosolCdesignflow
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In the past decades, syslem·leve1 analogcompilcrs have been developcd and they are
promising in handling some specific circuit systcms that are characterized byhierarchical
hereafter) and comparators were introduced in {17J(IS], switched capacilor filters in [IS]
the generalion of analog layouts. HowevCT, they sacrifice the expenise owned by
experienced analog designers. The analog layout synthesis loolin [21] uses a top.down
tcmplate-baseddesign approach. This approach uses a fine-tuned layout as the input to
quickly generate a largel layout wilh good quality. However, for a difTerem design,
considernble coding must bere-conducted togcn<"'T3teanothcrspccificlcmplatc, which
aClUallyrcsultsin cxccssivedesignefTori. Meyc Bexten etal. devclopcda rule-based
analog layout system called ALSYN [22]. This system applies n rule selto control (he
quality of the generatcd layout but thc flow greatly depends on contcXlorders./LACis
proposed in (23] asa proccss-independenlCAD 1001 thataulomalicallygenerateslayouts
for analog CMOS circuits. Simulated annealing and slicing struclures are used to
high-pcrfonmmccdcnseanaloglayoulS,since it directly borrows some features from the
digilal la)'outstyles and uses them in the analog field
dcvelopcd to incorporate designers' knowledge into the synlhesis process. This too1
ForlhepurposeofetTcctiveanalogIPreuse,Jangkrajamgelo/.proposedatemplate.
migrationandlorupdatoospecifications[4].ThismcthodrcalizcsanaloglPreuseby
parasitics, lhennal, and substrate effects elm significantly impact Malog circuit
pcrformanccs[2 ](29). Managing performance degradation is esscntial forlhe success of




decomposition and spccification transmission for analog designs arc available. A layout
advantage of performance sensitivities to control parasitic capacitive effccts as weJl as
parasitic mismatch in the layout synthesis. Unfortunately. lhis \l,ork fai Icdtohandle
parasiticrcsistances and inductances, which arc critical in degradingcircuil performance
for high·perfonnance analogIRF designs. Moreover, the advocated pcrfonnance
consideration is taken for the complexityofpcrfonnance sensitivities ford ifTcrentranges
the same perfonnancc, which fails 10 achieve a global petformanceoptimization.Thirdly,
2.3lmporlantLayoullssues
Intcrconnect parasitics can severelyafTcct the performance ofanalog/RF layouts.For
smallcrtransistor-feature-sizes.Howevcr,duclothcgmwingdcnsity and increasingly
complex multi-Iaycr wiring structures, the inlcrconncci dclaydocs not follow this Ircnd
70% of the path delay, and the physical capacitance duc to inlcrconncctcapacilancecan
pcrfonnance loss. To achicve a global analog physical design, parasitic impacts
represented by related layoutgcometries musl be incorporaled inlo the physical design
tcchnology. At radio frcquency, parasilicinduclancesorwire-couplingcapacitanccscan
wire_length I =- wire_length2). Matching 8 pair of devices or wires by a ratio is also
2.4 Summary
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as pcrfonnancecon5lraints in lheproposed fonnuJalion oflhisdissertation, new
Figure 3-2, the retargeting system is composed of t\Yo modules: the lemp/ale
(CIF) [46]. Then users can add additional conslraints such as target design rules, new

..... )-lAp.'"'IIt<-.~ , ' """.
AnalogIPreuseisinevitablewhcnretargctingexistinganalog/Rfdesignsfornew
technologies or updated performance specification. Macrocell-bascd placement and
routing methodologies have difliculties in incorporoting the layout designen' expenise
into target layout gcneration processes, and thus usuallygeneralc worsc target Iayouts
comparcdtohandcraftcdlayouts.Toovercomethisdisadvantage,template-basedlayout
automation hasbccn proposed in [4]. This methodology extrocts a symbolic template
includingfloorplan, symmctry. and dcvic wiringalignmcnt information fromthe
exitinghigh.qualitylayouLMathematically,thesymbolictcrnplatei llsctofconstraints
on thctarget layout geometry. User-imposed constrointscan be incorporaled into the
Devicc purasitic models arc simply cxtructcd once the devicc idcntificationis
completed rollowinglhc device idcntifieution method advocutcdin[47].Forthe
extraction ofintcrconnecl parasilics, thecurrcnt flowdircclion mustbcdctcnninedfor
resistancccalculation [9]. The algorithm in [48] is adoplcd in ourapproachforthis
purpose. Once p:lrusitics areextTacled,scnsitive nets are identified and rnarked with their
resistance and capacitance upper bounds as well as available matching rcquircments.For
multi-fingcrtrnnsistors(eithergate-connectcdordiffusion-conncctcd).resistanceand
capacitance values arc approximated and subtroeted from their uppcr bounds
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a rwo-phase solyingscheme is designcd. Inthc first phase. a nonlincar--onlycompaction
(i.e., considering only parasitic and symmetry/matching constraints) is solyed using
grnph-bascd optimization, combined with nonlinear programming. In the sccond phase,a
algorithm. The solutions oul of the first phascact as thc start points of thcsecondphasc
10 separatc the scarching effort from a complctc LP (i.e., linear programming) to a
complcte LP(i.e., nonlinear programming). This scheme greatly improYes the
A set of optimal solutions is found by the nonlinear solYer as a 5etofnew arc
weights forsymmetry/parasiticnodes. By incorporating these optimal arcwcights into the
original grnph. a complete graph, which includcsall required constraints in an LP form, is
formed. This completcgraph can be finallysolYed to gcncratc a sct of solution geometries
3.3 Experintcnlal Environntent
The coding work for the proposoo algorithms (as presentcd in Chnpters4,5. and6)
Circuit nctlists and simulation scripts werc obtained from Cadence [50] Analog
Design Enl·ironmenl. ThesimuJators involvc HSPICE (10), SPECfRE [51] nndSPICE3
[52] for analog circuits. Forthedouble-endcdL A as shown in Figure6-IJ,wc took the
J.4Summary
4.GcneralionofParasiticSolulionsforAnalogandRFCircuits
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Foran individual parasitic as shown in(4.J),nomatchingrcquircmcntsarecnforced.
thus only its parasitic value affects circuit pcrfonnance. In such a case, this parasi licmust
improve certain circuit penormances. However, a layout tile physically has three
mayhavedifferenlimpactsonsamecircuitperfonnance(e.g.,itsrcsistance improves the
ACgainbutilscapacitancccountcrpartdcgrndcstheACgain).Thus,alIindividual
parasitics must bcoptimizcd globally 10 minimizc lheinduccd pcrfonnancedcgradation
Parasitic matching is a significant issue in circuit optimization, especiaI1yifcircuits
pair share the same parasitic parameter as shown in (4.2). Moreovcr,thcsharcdvalueofa
malching pair must also be restricted within an upper bound. Thus.matchingparasitics
S,=iJW/iJp'.
variables (e.g., frequency and time). However, thall sensitivity calculation mel:hod is
has a value P(PE(LB, UB», the serlSitivit:1 of I~,with Irespeclto Pjloan becalcul,"oo
Su = [Wu(LB) - Wij(UB))/(LB - UB),
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computation. CentraJ-difTcrcnceperformancescnsitivities\vith respect 10 parasitics are
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WI-.-- 60.0 100.0 90.0
Opamp LII"o..- 64.5103 107.3 90.5290
LJW,_.... -4.5103 -7.3 -0.5290
Cascode
"',-,.- 60.0 60.0 60.0
Opamp LJW,-- 60.6473 63.44 61.1924
LJW,_..... -0.6473 -3.44 -1.1924
SI2(dB) S21(dB) oiseFigure(dB)
Cascode Wi-...r -25 -30 30l-A
<I'''' -36.2053 -18.7896 26.7383LJW,_ 11.2053 -11.2104 3.2617
solutions for parasitic resistances and capacitances are reportedinTablc4-4Iorthctwo-
this parasitic is 500. It is worth observing that, some parasiticscan improve certain
c.~ample. the bandwidth sensitivity for RIO is 0.4 MHZJO as shown in Table 6
Table4-4Up~rbounds,~rformancesensi(j\'itiesandsolulionso(pa rasitic
resisl'ancesandcapacilances(orlhetwo-slageopamp.
Parasitic Bounds Scns. Sens. Sens. ISolutions(O,fF) (Gain) (Bandwidth) (Phascl\largin)
RJa~RJc 16.2 -ll.032 -0.48 -ll.006 16.2
RJb 78.9 -0.057 -0.0 -0.0014 7.9
RZa 48.5 0.031 0.24 -0.0471 4.5
RZb 100 -0.001 -0.007 -0.0043 100
RZc 35.1 -0.145 -0.11 -0.0023 25.0
Rld 47.9 0.0001 0 -0.0113 45.9
RZe 100 0.0012 0.4 0.13 100
RIO 100 0 0.4 0.1299 100
C3a-C3c Ic-12 0 -0.01 0.0034 Ic*12
CJb 1c-12 0 0 0.0014
CZa 9c-14 0 -0.023 -0.0592 8.8e-14
CZb 90014 0 -0.023 -0.0592 8.8c-14
CZc 9c-14 0 -0.023 -0.0592 8.8c-14
Cld ge-14 0 -0.023 -0.0592 8.8e-14
CZ. 90014 0 -0.023 -0.0592 8.8e-14
CIO 1e-12 0 0 0.0121 5.6e-13
Table 4-5 Upper bounds, performance sensilivities and solutions of paras itic




Rlb-R4b 200 -0.0029 0 0.0003 200
Rlc-R4c 200 0.0013 0 -0.0015 200
R3b-R3c 146 -0.0096 -0.02 0.0056
R2-R6 117 -0.0136 0 -0.0007 3.9
85.9 -0.0036 0 -0.0002 85.9
200 0.0031 0 -0.0005 200
200 -0.0046 0 0 200
200 0.002 0 -0.0002 200
RSb 200 -0.0114 0 0.0017 5.1
200 -0.0085 0 -0.0008 81
RSd 200 -0.0278 0 0.001 5.7
RS. 200 -0.0175 0 0.000 6
R8. 200 -0.0023 0 -0.0001 200
R8b 200 0.0072 0 -0.0004 200
Clb-C4b 27.6 0 -0.01 -0.0426 27.6
Clc-C4c 27.6 0 -0.01 -0.0426 27.6
C3b-C3c 0.01 -0.0076 17.1
C2-C6 200 0 -0.02 0.0014 118.9
Clu 56.7 0 -0.01 -0.0202 56.7
C4u 56.7 0 0 -0.0207 56.7
C3u 34.2 0 0 -0.0038 34.2
CS. 38.3 0 -0.02 -0.0298 38.3
CSb 38.3 0 -0.02 -0.0298 38.3
CSc 38.3 0 -0.02 -0.0298 38.3
CSd 38.3 0 -0.02 -0.0298 38.3
CS. 38.3 0 -0.02 -0.0298 38.3
C8. 41.6 0 -0.08 0.0356 41.6
C8b 41.6 0 -0.0 0.0356 41.6
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4.6 Summary
In this chapter. an algorithm of automatic parasitic-solution generation was
presented for analogIRF circuits. An automatic parasitic~bound generator was designed.
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wire·subslJ'atccapacitancc;SraandS,Nbcapreprcsenlpcrformancescnsiti\'itiesforR(x,y)
Matching parasitic constraints are indispensable for the parasitic-aware layout
p., (x. y) = p., (x.y),
5.4 ScnsilivityComputalion
S.=[W.(I',•• +6)-W.(l',u.- 6 )]l26,
whcre~ti.islhcuppcrboundofaparasiticPlandtiisasmaJlinter"aI.Here,meworst-
approximate theseparusitic impacts. However. for sen itive nets. the sensiti\lties are
large and may significantly vary along with changingparasitics. Moreover, parasitic
pcrfonnancconscnsitivcparasitics.Firstlyscnsitivityanalysis isconductcd to identify a
sct ofscnsitivc pamsitics through simulations. Thcn, the fCllS iblcmngeforeachscnsitive
parasitic is divided inlo a number of small scgmcnts. A fcasiblernngc is defined as the
maximum scope that the value ofa parasitic can cover. Worst-case performance
scnsitivity(callcdsegmentalsensilivityhereafter)iscalculatcd to rcpresent a parasitic
impact for each segment, and piecewise sensitivity can bcbuilt upasa Iinear function of
binary-intcgcrvariablesandscgmentalsensitivitiestorcprcsentthetotalperformance
To avoid high computation cost due 10 applying abundant binary-integer variables, a
propernumberofsegmentsneededforasensitivcparasilicshouldbedetennined
considering solvability and efficiency. The number of segments for a sensitive parasitic
ismodeledasa function oflWO sensitivity-related factors (i.C., Sjrnux and 0:) as show in
segmental sensitivities (i.e.,Sjrnin and Sjrnaxderivcd from simulations) for certain parasitic,
whcreNug is thedctcnnincd numberofsegmenls fora parasitic
important whcn applying the piecewise scheme in handling a hugenumberofparasitics
for larger designs. Morcover, it is not worthwhile 10 segmcnt inscnsitiveparasiticsatall
With a sctofsegmenlal sensitivities, we have adopted a binary~inleger(O-I)method
[63] 10 incorporate them intothefonnulation. In our fonnulation, 0-1 variables are
applied to construct lhe piecewise sensitivity model as shown in (5.8),whichisalinear
as shown in (5. )-(5.IO).say,foraperformanceW,withrcspectloaparasitic~
S.=~B.S. ,
~B.~ : •• B.=t.B.e{O.l~
B. (p- pol)~0 && B. (P- P.,,)50,
where NIq refers to the detennined number ofsegments for {I parasitic, Nrn N~ refers to
can be 'I' whereas others are all 0'5, as shown in (5.9). The set of {8/. 8}.... , BNsfO,}
corrcspondstothcsctofparasiticscgmcntswhcrc{SI.Sl.... ,SNJt'} is calculated. Thus,
onlyonccffccl'ivcscgmentalsensilivityin {SI,S!..."SNsr,} is enabled in thcoptimizatiol1
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integer features ofpcrformance constraints as shown in (5.13),the fonnulatcdproblemis
The IUyOlit gencration flow is shown in Figure 5-2. Thc layout gCllCrutionincilldes
thrcestcps: (I)gcncration ofareduccd graph fromsymmclry/motchingandpcrfonnance
complete LP constraint graph with longest-path algorithm. It is to be noted that,
now. To improve the searching efficiency of the MlNLP solver, a two-phascsolving
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5.6 Experimental Results
The proposed algorithm has been integrated into IPRAIL. In this scclion, we report
operalionalamplifierasshown in Figure 4-4 and asingle-endedfoldedcascodeopampas
shown in Figure 4-5. The retargeting was conducted fromaO.25)lJTlCMOSprocesstoa
Through a number of simulations, scnsitivityanalysis was first conducted to identify
sensitive individual and matching parasitics. For clarity, the critical parasitics arc
circuitsimuilltions. For the two-stageopamp, individual parasiticsofnJb, nla, and n1c
dcpicted in Figure 4-4. For the cascodeopamp in Figure4-5,sensitivematchingparasitics
Afler the setup of piecewise pcrformanccsensitivities, parasitic-awnrelayout
rctargcting was performed using our proposed performance-constrained mixed-integer
meLhod (called PM I). To demonstrate the superioreITeclivcncss and efficiency of our
meLhod,bound-based parasitic-aware retargcLing(9] (callcd PB)was also conducted. In
addition,loshowthatpiccewisesensitiviticsobtainhigheraccuracy over simple centraJ-
difference worst-casc scnsitivities,wescl up a similar flow (called PS) of using single
methods were used for retargeting the same 13YOUIS and thc results are compared.
parasiticswithagoodtrade-off,criteriatablesweredesignedas shown in Table 5-1 for
IScmaxl) and the fluctuation ratios (i.e., ja!) with respect toparasitic resistances and wire-
substrate capacitances, respectively. The last column lists the determined number of
segments for a considered parasitic. For instance, in the fourth ro wofTable5-1,[O.6,O.8)
respect to wire-substratc capacitances are generally very small for anaJog retargeting at
5-3 for the two-stage opamp and Table 5-4 for thccascode opamp. For example, for the
R3b in Table 5·3. we have ISCm.,1 ~ 0.068E[0.05. 0.1) and lal: 0.63 E [0.6. 0.7). The
numberofsegmenlsfortbeparasiticofn3bisthendeterminedas3accordingtothe
criteria in the eighth row of Table 5-1. Due to space limitation, information of only
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TableS-JSeleclcdPBparasiticboundsandPS/PMlscnsiliviliesofACgain
wilh respect 10 parasitic resiUances (or the two-slage opamp.
Res. PB- PS P ii-Piecewise ensilivilies
(0) (0)
Sensilivit)' (dB/O) (B,: 0-1 variable)(dB/O)
R3. -0.032 -O.00980-0.022B,-0.032B,
R3c -0.032 -O.022B,-0.032B,
R3b 29.4 -0.068 -0.043B,-O.052B.-O.068B,
24.0 0.031 0.031B,
50.2 -0.001 -O.OOIB,
RZc 19 -0.14 -0.115B,-0.128Bo-O.132BIlrO.145B"
112.9 0.001 O.OOIB"





Thereforc,bcttcrcircuitpcrfonnanceswercachieved forPMI compared to PB or PS as
to 64.OdB by PS for the two-stage opamp. This improvement is strongly rclatcd 10 the
requirements for the retargeting problcm, which in tum widensthesolvingnexibililyof
able to significantly rcduce the execution lime compared to PB method butcffectively
Table 5-5 EXlractcd parasitics from thctargcl two-stagcopamp layoUlsb)'PB,PS,and
PMI,andrelatcdPS/PMlparasiticscgmclIls.
Res PO PS Scnsiliv::l-Rangc PMI Sensitivi~~~~cgmcnts0
RJu 3.98 3.91 (4.0,4.1) 6.09 (5.4,10.8)
RJc 3.98 3.91 (4.0,4.1) 6.02 (5.4,10.8)
RJb 6.10 3.98 (29.3,29.4) 6.61 (0.1,9.8)
R2u 2.78 2.79 (23.9,24.0) 2.73 (0,24)
R2b 2.52 2.46 (50.1,50.2) 2.35 (0,50.2)
R2c 3.94 3.43 (18.9,19.0) 2.07 (0.4.75)
R2e 3.75 l.9Q (112.8,112.9) l.9Q (0.1\2.9)
PS Sensiti ·Range Sensitivity-Segments(pMI)
Clb 0.35 0.33 0.33 (0,1.35)
C4b 0.35 0.33 0.33 (0,1.35)
0.42 0.42 0.42 (0,1.35)
C4c 0.42 0.42 0.42 (0,1.35)
CJb 2.3 2.0 2.1 (0,5.7)
CJc 2.3 2.0 2.1 (0,5.7)
C2 1.9 1.1 2.7 (2.0,4.0)
C6 1.9 2.7 (2.0,4.0)
Gain BW PM(') GM (m2dB Mllz dB
IdC~~:: ':~;i:ieS) 60.0 100 90.0 10.064.5 107.3 90.5 16.8
63.9 105.1 90.5 16.7 3084
64.0 105.0 90.4 16.7 2920
64.3 106.4 2815
Spec alion 60.0 60.0 60.0 10.0
Folded- Idcal(n' .rasilies) 60.7 63.7 61.2 10.4
60.6 63.7 60.3 10.2 2320
60.6 63.4 60.6 10.4 2262
60.6 63.7 61.1 10.4 2190
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5.7 Summary
6. Layout Retargeting for Radio Frequency Integrated Circuits
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Another approach is to model a mutual inductance as a transmission line network
assembling a set ofsegmcntal inductances. However, due to the complcxity 0 fwiring-
significantlyupgradcsthesizeandcomplcxityofinterconnectcvaluation,\\hichleadsto
fonnulae are dcvelopcd for 29 paraJlel-wire scenarios (Le., difTerent relative positionsfor
7 cases of wiring structurc as shown in Figure 6-2. Distinct fonnulscarcdcvclopedfor
fastcvsluutionofapprcciablemutualinduClanceswithoutcompromisingaccuracy.Thus,
these fonnulae arc gencrally adopted for evaluating mutual inductances with a good
M=L[/xJn(~)-I+dl
2;r d
whered is the separation between two wires and lis thc wire Icngth
~
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In Table 6-1. LRlfrcfersto the self inductance and MI·M7rcfcrstothemutuaJ
self inductance L..,.. Moreover, E3 reflects the wO~I-Casc ratio of the fluctuations
Geometries Mutual Inductance EI E2 E3 E4(L",r I02.7)
I d m M2 M3 M4 M5 M6 M7 ~ ~ ~ ~
5 8.9 7.7 9.4 2.8 4.7 2. 2% 2% 20/. 3%
10 17.7 15.9 IA 5.6 8.7 5.6 2% 3% 2% 3%
30 5 15 26.2 24.8 19.6 8.6 II 8.6 7% 20/. 2% 3%
20 34.1 33.6 29.5 11.8 14.3 II 5% 3% 1% 3%
25 40.9 41.8 9.6 16.4 9.6 6% 7% 1% 7%
5 5.5 6.8 5.1 2.8 2.2 2.8 2% 1% 2% 1%
10 10.8 11.5 IA 5.6 6.2 5.6 2% 1% 1% 1%
30 10 15 15.8 16.9 13.1 8.5 9.3 8.5 40/. 1% 2% 1%
20 20.2 22.3 11.8 11.8 5% 0% 3% 0%
25 23.6 27.0 20.6 15.5 13.9 15.5 4% 2% 4% 3%
5 3.4 7.2
IA
2.8 2.8 5% 0'/. 4~~ 0';'
10 6.7 9.9 5.6 1.24 5.6 4% 5% 4°. 5%
30 15 15 9.7 13.3 8.6 4.3 8.6 5% 50/. 40/. 5%
20 12.1 16.7 9.6 11.8 6. 11.8 7% 5". 5% 5%
25 13.5 19.3 15.5 8.9 15.5 % 7% 5% 6%
5 3.0 8.3 IA 2.8 N/A 2.8 7% 0% 5% 0'10
10 3.8 9.5 5.6 1.24 5.6 6% 5% 6% 4%
30 20 IS 5.4 11.5 8.2 8.6 4.3 8.6 6% 5% 6% 4%
20 6.4 13.4 12.6 11.8 6.8 11.8 7% 5% 6% 5%
25 6.3 16.3 15.5 8.9 15.5 10'10 7% 7% 7%
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This algorithm has acomplexityofO(n2) "hcre n isthetotaJ number of parasitic
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Search the nearesr tile (calledtile_l) ro rile_I;
Exrracrtheoveriapberweenti/e_l&rile_l;
Define a dummy tile called dummy_1 as the remainder o/tile_l.
Search rhesecond nearest tile to tile_I. saytile_J;
Exrracttheoverlapbetweendummy_l&tile_J;
Definc a dummy rile called dummy_2 as rhe remainder o/rile_l.





Figurc6-IO),Howcvcr,overlapl does not complctcly coverlilc_l. Then lhc remainder of
lodctcct/ile_3andoverlap2.Similarly,tile_4andoverlap3aredctectcdasthclasttileto
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'umber of Extracled Pairs IPOPTSoh1ngTime
o~y:rlopS(!llrchI o...y:rlopSeorch2 o,v:.rlapSearch I o,v:rlapSeorch2
Two-Slage 34 24 64.05 40.3s
Cascode 37 3\ 137.5. 99.2.
16 8 unsolvable 126.8s
Gain BW PM GM
(pm')(dB) (MHz) (") (dB)
T:;.~~g. :::~::~::; 60.0 100 90.0 10.064.3 103.4 90.5 16.6 281564.3 106.4 90.5 16.7 2815
Folded- Specification 60.0 60.0 60.0 10.0
o,..rtapSeare"t 60.6 61.7 60.5 10.4 2201
opamp overtapSearc"Z 60.6 63.7 61.1 10.4 2190
SII NoiscFigurc Gain IIP3
(pm')(dB) (dB) (dB) (dB)
Specification <-15.0 <2.0 >10.0 >-9.0
LNA o,..rlapSearc"t Completely failed
o...rtapSear."Z -20.20 1.08 15.61 -8.76 0.618
considcrcd, a rClllrgcting flow called PM-RC WlIssetup. PM-RCC considers parasitic
satisfactory circuit perfonnance while PM-ReC obtains a moderate improvement of
_~. ad ...,- ..... III .lIo< _ _~ loyP"".ICC.
10'1 O""tlt__ .. 10M Wl.<loy'''''.IC ..,.._.WJO,.rloy
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for parasitic resistances, wire·couplingcupacitancesand inductances weregenerated
Herc,thcnumbcrofscgmentsforscnsitivcparnsiticinductanccisdetcnnincdbased








Tablc6-7 PcrformanCeSCDSilivilieswilh rcspcct to para iticinduclances.
resitancesandwire-couplingcapacilancesfortheLNA.
RLC Sens-SII Sens·'F Sens-Gain Sens.-IlP3(o,nH,fF)
L25-L26 -1.18,+2.148, -1.58,-1.8, 2.58,+4.18, 0.17
LI4-LI8 -5.08,-8.18, -0.021 0.69 -0.14
LI5-L19 -0.2 0.009 0.48,+0.558, 0.12
L23-L24 2.18,+3.38, -0.218,+0.318, -1.58,..2.98 -0.09
R25-R26 0.18 0.13 -0.768,-0.9228, 0.Q7
R14-R18 0.067 0.031 -0.29 0.024
RI5-RI9 -0.18 0.11 -0.868,-1.058, ·0.047
R23-R24 0.318,+0.578, 0.25 -0.938,..2.18, -0.011
CI418 0.058,.j).088, 0 0 .j).007
CI519 .j).02 0.001 0 0.022
0324 0.01 0.001 0 -0.005
method (callcd PM-RLC). To demonstrate the supcriorefTeclivencssofRLC retargeting
compared IOlmdilional rctargcting(i.e.,onlyconsideringresistivepnrasitics) for an RF
layout, a similar flow callcd PM-R was setup. The PM-R follows the PM·RLCretargeting
flow but excludes purusitic inducliveand wirc-couplingcapacitivcimpucts.Bothmcthods
parasitic resistnnccsare positive (i.e.• degrodingfincrcasingthe noise figure due to
incfCasingparasiticrcsistnnces).whereassomecounterpansofinductnncesensitivitiesare
1I.1.C_n1·1I.(c... 1.< 1..l:I.T"'W A_"'- _
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Table6-9Timeefficienc)'orthe~;;tla;~e;;;.guSingaVerylighICrrOrlotcrance
thcthresholdsrangingfromtxtO-ltoSx)O-6,andthcmiddlclwocolumnsrecordlhe
threshold. As shown in Table6-tO,lhebcst objcclive function llnd Iongesl cxccution time
llrCCllUscd by using a very light thrcshold of IxlO..s, whitcworscobjcctivc functions and
threshoJd of IxIO'"' was adopted fortheRFretllrgeting. As shown in Tllbte 6-tO. vcry
similarobjccli ...cfunctionisachievedusingathrcsholdoftxtO-6comparedtotx)O..s,bul
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incorporating all RLC-interconnect impacts into the performance constraints, the
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